Low Complexity, Flexible LDPC Decoders

نویسندگان

  • Federico Quaglio
  • Fabrizio Vacca
  • Guido Masera
چکیده

The design and implementation of a flexible LDPC decoder able to cope with different codes, is gathering an increasing interest in the scientific community. Roughly speaking, a flexible decoder exhibits the remarkable ability of being able to decode different codes resorting to the same hardware. In this paper we present a novel decoder architecture specifically devised to present an high flexibility and to being able to properly tradeoff decoding performances with reconfigurability and overall system complexity.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

VLSI Design, Optimization, and Implementation of Channel Decoding in Wireless Systems

Today’s mobile information society has a steady demand for everincreasing data rates and better quality-of-service in wireless systems. To meet this demand standards organizations involved with the wireless industry are increasingly relying on modern high-performance channel codes such as low-density parity-check (LDPC) and turbo codes. These forward error-correction codes achieve near-optimal ...

متن کامل

FPGA Implementations of LDPC over GF(2m) Decoders

Low Density Parity Check (LDPC) codes over GF(2) are an extension of binary LDPC codes that have not been studied extensively. Performances of GF(2) LDPC codes have been shown to be higher than binary LDPC codes, but the complexity of the encoders/decoders increases. Hence there is a substantial lack of hardware implementations for LDPC over GF(2) codes. This paper presents a FPGA serial implem...

متن کامل

A Flexible LDPC code decoder with a Network on Chip as underlying interconnect architecture

LDPC (Low Density Parity Check) codes are among the most powerful and widely adopted modern error correcting codes. The iterative decoding algorithms required for these codes involve high computational complexity and high processing throughput is achieved by allocating a sufficient number of processing elements (PEs). Supporting multiple heterogeneous LDPC codes on a parallel decoder poses seri...

متن کامل

Power Consumption of LDPC Decoders in Software Radio

LDPC code is a powerful error correcting code and has been applied to many advanced communication systems. The prosperity of software radio has motivated us to investigate the implementation of LDPC decoders on processors. In this paper, we estimate and compare complexity and power consumption of LDPC decoding algorithms running on general purpose processors. Using the estimation results, we sh...

متن کامل

An Alternative FPGA Implementation of Decoders for Quasi-Cyclic LDPC Codes

Due to their Shannon-limit-approaching performance and low-complexity decoding, low-density parity-check (LDPC) codes have been used for forward error correction in a broad-range of communication and storage systems. In addition to its low-complexity, the iterative decoding algorithm used for decoding LDPC codes is inherently parallel. To exploit the parallelism at a larger extent, a significan...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005